

CLAIMS

1. (Original) A memory system comprising:

an address/command bus;

a multidrop data bus having a predetermined number of data signaling lines;

a memory controller to transmit address and command signals on the address/command bus, and to transmit and receive data signals on the multidrop data bus corresponding to the address and command signals; and

first and second memory units, each connected to both the address/command bus and the multidrop data bus, at least the second memory unit comprising controllable termination circuitry having on and off states and coupled to the multidrop data bus, and termination control logic to set the state of the termination circuitry according to decoded commands received on the address/command bus.

2. (Original) The memory system of claim 1,

wherein the memory controller comprises a command generator capable of generating command signals for a first READ command type when requesting that the first memory unit retrieve data, and command signals for a second READ command type when requesting that the second memory unit retrieve data, the second memory unit having the capability to decode command signals for both the first READ and second READ command types, the second memory unit also having the capability to turn its termination circuitry off in response to receiving a READ command of the second type and turn its termination circuitry on in response to receiving a READ command of the first type.

3. (Original) The memory system of claim 2, wherein the first memory unit has termination circuitry, termination control logic, and READ command decode capability similar to that recited for the second memory unit, the first memory unit having the capability to turn its termination circuitry on in response to receiving a READ command of the second type and turn its termination circuitry off in response to receiving a READ command of the first type.

4. (Previously presented) The memory system of claim 1, wherein each memory unit comprises a programmable configuration register to store termination control parameters, the memory controller having a termination configuration mode for transmitting termination

control parameters to each of the memory units for storage in that unit's configuration register.

5. (Previously presented) The memory system of claim 4, capable of supporting a variable number of memory units each having the claimed programmable configuration register, wherein the termination control parameters transmitted are dependent on the number of active memory units as part of the termination control parameters.

6. (Original) The memory system of claim 1, wherein each memory unit comprises a rank of memory devices, each device in the rank serving a subset of the data bus signaling lines, each memory device having a termination circuit for the data bus signaling lines that it serves, each memory device having termination control logic integrated therein to control that device's termination circuit according to decoded command signals received on the address/command bus.

7. (Original) The memory system of claim 6, wherein each memory unit resides on a memory module.

8. (Original) The memory system of claim 6, wherein two memory units reside on a memory module.

9. (Previously presented) A memory device comprising:
a memory cell array;
a bi-directional data port capable of receiving data for and transmitting data stored in the memory cell array;
an address and command port;
a controllable line termination circuit to terminate signals at the data port, the circuit having on and off states;
an address and command decoder to receive signals at the address and command port;
termination control logic coupled to the address and command decoder to set the state of the termination circuitry according to decoded commands from the decoder; and
the device further having a set device ID, wherein the address and command decoder is capable of decoding signals for multiple READ command types, one of which corresponds to the set device ID, the others corresponding to READ commands for other device IDs, the

address and command decoder decoding all READ command types but initiating a READ operation only when the received command type corresponds to the set device ID.

10. (Canceled)

11. (Previously presented) The memory device of claim 9, wherein the address and command decoder is capable of reporting each READ command type, when received, to the termination control logic, the termination control logic setting the termination circuit state according to the READ command type.

12. (Previously presented) A memory device comprising:
a memory cell array;
a bi-directional data port capable of receiving data for and transmitting data stored in the memory cell array;
an address and command port;
a controllable line termination circuit to terminate signals at the data port, the circuit having on and off states;
an address and command decoder to receive signals at the address and command port;
termination control logic coupled to the address and command decoder to set the state of the termination circuitry according to decoded commands from the decoder; and
a register to store parameters for use by the termination control logic, wherein the parameters are capable of being set through the command port.

13. (Original) The memory device of claim 12, wherein one of the parameters stored in the register comprises a disable parameter that forces the termination control logic to turn off the line termination circuit.

14. (Original) The memory device of claim 12, wherein the termination control logic combines parameters from the register with state signals indicating the state of the memory device and based on decoded commands, to create an enable signal that controls the line termination circuit.

15. (Currently Amended) A memory controller comprising:

an address/command generator to generate address and command signals for multiple memory units, including READ command signals, wherein the READ command signals identify, to each memory unit, a which memory unit of the multiple memory units is to perform a data read operation currently-being-addressed.

16. (Previously presented) The memory controller of claim 15, the address/command generator having a termination configuration mode for generating address and command signals to transfer termination configuration parameters to memory units connected to the controller.

17. (Previously presented) A method of operating a memory device comprising:
terminating an external data bus on the memory device with a controllable line termination circuit having on and off states;
monitoring a state of the memory device;
setting a state of the line termination circuit based on the state of the memory device;
decoding read and write commands received from an external memory controller, even when the memory device is not selected for reading or writing by the controller; and
interpreting from the decoded commands a state of the data bus including determining which of several devices on the data bus is the most current target of a memory read or write transaction, wherein setting the state of the line termination circuit is dependent on which device is the most current target and the type of transaction; and
wherein setting the state of the line termination circuit is further based on the state of the data bus.

18. (Previously presented) The method of claim 17, further comprising storing line termination parameters, wherein setting the state of the line termination circuit is further based on a state of parameters contained within a memory.

19. (Canceled)

20. (Canceled)

21. (Previously presented) The method of claim 17, wherein interpreting the state of the data bus comprises identifying which of several distinguishable read or write commands was

received, each of the distinguishable read or write commands corresponding to one of the devices on the data bus.

22. (Previously presented) The method of claim 17, further comprising storing line termination parameters indicative of the number of memory devices sharing the data bus and this memory device's place among those memory devices, and using these parameters along with the determination of which of several devices on the data bus is the current target to set the state of the line termination circuit.

23. (Original) The method of claim 22, wherein when this memory device is the only memory device sharing the data bus, the method further comprises disabling the line termination circuit.

24. (Original) The method of claim 17, further comprising storing a line termination parameter that, when set, disables the line termination circuit regardless of other state information.

25. (Previously presented) A method of operating a memory system having a memory controller and at least two memory units, all connected to a command/address bus and a multidrop data bus, the method comprising:

the memory controller indicating on the command/address bus, when issuing a read or write command to one of the memory units, which memory unit is the target of the command;
each memory unit decoding the issued read or write command; and
each memory unit setting the state of line termination circuitry, having on and off states, based on the decoded command;
wherein said read or write command indicates the target of the command.

26. (Original) The method of claim 25, wherein each memory unit also bases setting the state of line termination circuitry on internal parameters unique among the memory units to that unit.

27. (Original) The method of claim 26, further comprising the memory controller transmitting at least some of the internal parameters to one of the memory units during an

initialization routine, the internal parameters including the number of memory devices present in the system and the position of that memory unit in the system.

28. (Original) The method of claim 27, the transmitted parameters including parameters corresponding to the termination state that the memory unit is to enable for specific read and/or write commands.

29. (Original) An article of manufacture containing computer instructions that, when executed by a processor, perform a method comprising transferring a register value to a termination parameter register in a memory unit served by a data bus, where the register value including fields to indicate, to the memory unit, state conditions under which the memory unit should enable and/or disable a data bus line termination circuit on the memory unit.

30. (Original) The article of manufacture of claim 29, the method further comprising evaluating the number of memory units present on the data bus, and selecting the register value for the memory unit according to the number of units present.

31. (Previously presented) The memory device of claim 9, further comprising a register to store parameters for use by the termination control logic.

32. (Previously presented) The method of claim 25, wherein the at least two memory units receive a first type of READ command indicating that the first memory unit retrieve data, and the at least two memory units receive a second type of READ command indicating that the second unit retrieve data.

33. (Previously presented) The method of claim 32, further wherein the second memory unit turns off its termination circuitry in response to a READ command of the first type, and turns on its termination circuitry in response to a READ command of the second type.

34. (Previously presented) The method of claim 33, further wherein the first memory unit turns off its termination circuitry in response to a READ command of the second type, and turns on its termination circuitry in response to a READ command of the first type.